Investigation and Analysis of Dual Metal Gate Overlap on Drain Side Tunneling Field Effect Transistor with Spacer in 10nm Node

Document Type : Original Article

Authors

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

Abstract

This paper investigates the electrical behavior and performance of a  Dual Metal Gate Overlap on  Drain Side Tunnel Field Effect Transistor with Spacer (DMG-ODS-TFET) in 10 nanometer technology. In this design, the utilization of two different metals to create the gate effectively maintains electrostatics and minimizes gate leakage current. This structure is formed by silicon dioxide and hafnium oxide as dielectric materials. The drain current characteristics such as subthreshold swing, on-state current, off-state leakage current, and transconductance are calculated for the proposed device using the available two-dimensional numerical device simulator silvaco tool. The characteristics of the proposed device vary with changes in channel length, doping concentrations of the drain and source, and the thickness of the oxide layer. This structure shows a lower off current, and better on-to-off current ratio with improved drain current. Consequently, the proposed design effectively balances gate control and leakage current, resulting in superior to conventional and dual metal gate devices. Based on improved performance parameters, this proposed structure is suitable for high-frequency applications.

Graphical Abstract

Investigation and Analysis of Dual Metal Gate Overlap on Drain Side Tunneling Field Effect Transistor with Spacer in 10nm Node

Keywords

Main Subjects

References

  1. Krishnamurthya A, Reddyb DV, Radhammac E, Jyothirmayeed B, Raoe DS, Agarwale V, et al. Design and Performance Analysis of 6H-SiC Metal-Semiconductor Field-Effect Transistor with Undoped and Recessed Area under Gate in 10nm Technology. International Journal of Engineering, Transactions C: Aspects. 2023;36(12):2264-71. 10.5829/ije.2023.36.12c.16
  2. Meshkin R. An Extended-Source Tunneling-FET with Gate-Overlapped n+-Doped Pocket. Journal of Electronic Materials. 2023:1-7. https://doi.org/10.1007/s11664-023-10524-5
  3. Radhamma E, Vemana Chary D, Krishnamurthy A, Venkatarami Reddy D, Sreenivasa Rao D, Gowthami Y, et al. Performance analysis of high-k dielectric heterojunction high electron mobility transistor for rf applications. International Journal of Engineering, Transactions C: Aspects. 2023;36(9):1652-8. 10.5829/ije.2023.36.09c.09
  4. Gowthami Y, Balaji B, Srinivasa Rao K. Performance Analysis and Optimization of Asymmetric Front and Back Pi Gates with Dual Material in Gallium Nitride High Electron Mobility Transistor for Nano Electronics Application. International Journal of Engineering, Transactions A: Basics 2023;36(7):1269-77. 10.5829/ije.2023.36.07a.08
  5. Talukdar J, Rawat G, Singh K, Mummaneni K. Comparative analysis of the effects of trap charges on single-and double-gate extended-source tunnel FET with δp+ SiGe pocket layer. Journal of Electronic Materials. 2020;49:4333-42. https://doi.org/10.1007/s11664-020-08151-5
  6. Wangkheirakpam VD, Bhowmick B, Pukhrambam PD. Investigation of a dual MOSCAP TFET with improved vertical tunneling and its near-infrared sensing application. Semiconductor Science and Technology. 2020;35(6):065013. https://doi.org/10.1088/1361-6641/ab8172
  7. Gowthami Y, Balaji B, Rao KS. Design and performance evaluation of 6nm hemt with silicon sapphire substrate. Silicon. 2022;14(17):11797-804. https://doi.org/10.1007/s12633-022-01900-7
  8. Kumar PK, Balaji B, Rao KS. Performance analysis of sub 10 nm regime source halo symmetric and asymmetric nanowire MOSFET with underlap engineering. Silicon. 2022;14(16):10423-36. https://doi.org/10.1007/s12633-022-01747-y
  9. Howldar S, Balaji B, Srinivasa Rao K. Design and Qualitative Analysis of Hetero Dielectric Tunnel Field Effect Transistor Device. International Journal of Engineering, Transactions C: Aspects 2023;36(6):1129-35. 10.5829/ije.2023.36.06c.11
  10. Saravanan M, Parthasarathy E. Impact of Pocket Layer on Linearity and Analog/RF Performance of InAs-GaSb Vertical Tunnel Field-Effect Transistor. Journal of Electronic Materials. 2023;52(4):2772-9. https://doi.org/10.1007/s11664-023-10239-7
  11. Dixit A, Gupta N. A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors. International Journal of Engineering, Transactions A: Basics. 2021;34(7):1718-24. 10.5829/IJE.2021.34.07A.16
  12. Gopal G, Varma T. Impact of Temperature on the Reliability of UTB-DG-FE-TFETs and Their RF/Analog and Linearity Parameter Dependence. Journal of Electronic Materials. 2023;52(9):6293-307. https://doi.org/10.1007/s11664-023-10556-x
  13. Chakrabarty R, Roy S, Pathak T, Kumar Mandal N. Design of Area Efficient Single Bit Comparator Circuit using Quantum dot Cellular Automata and its Digital Logic Gates Realization. International Journal of Engineering, Transactions C: Aspects. 2021;34(12):2672-8. 10.5829/ije.2021.34.12c.13
  14. Gopal G, Varma T. Simulation-based analysis of ultra thin-body double gate ferroelectric TFET for an enhanced electric performance. Silicon. 2022;14(12):6553-63. https://doi.org/10.1007/s12633-021-01428-2
  15. Venkatesh M, Balamurugan N. Influence of threshold voltage performance analysis on dual halo gate stacked triple material dual gate TFET for ultra low power applications. Silicon. 2021;13:275-87. https://doi.org/10.1007/s12633-020-00422-4
  16. Dharmender, Nigam K. Low-K dielectric pocket and workfunction engineering for DC and analog/RF performance improvement in dual material stack gate oxide double gate TFET. Silicon. 2021;13:2347-56. https://doi.org/10.1007/s12633-020-00822-6
  17. Hoonan Mehrabani A, Fattah A, Rahimi E. Design and simulation of a novel hetero-junction bipolar transistor with gate-controlled current gain. International Journal of Engineering, Transactions C: Aspects 2023;36(3):433-40. 10.5829/ije.2023.36.03c.01
  18. Rafiee A, Nickabadi S, Nobarian M, Tagimalek H, Khatami H. Experimental investigation joining al 5083 and high-density polyethylen by protrusion friction stir spot welding containing nanoparticles using taguchi method. International Journal of Engineering, Transactions C: Aspects. 2022;35(6):1144-53. 10.5829/ije.2022.35.06c.06
  19. Bera PK, Kar R, Mandal D. Modelling and Analysis of Dual Material Gate Charge Plasma Based Vertical t-shaped TFET. Silicon. 2021:1-10. https://doi.org/10.1007/s12633-021-01518-1
  20. Kumar A, Sharma K. Investigation of dielectric properties of Ni/N-TiO2/P-Si/Al heterojunction in wide range of temperature and voltage. International Journal of Engineering, Transactions A: Basics. 2022;35(4):698-705. 10.5829/ije.2022.35.04A.09
  21. Balaji B, Srinivasa Rao K, Girija Sravani K, Bindu Madhav N, Chandrahas K, Jaswanth B. Improved drain current characteristics of hfo2/sio2 dual material dual gate extension on drain side-tfet. Silicon. 2022;14(18):12567-72. https://doi.org/10.1007/s12633-022-01955-6
  22. Kumar PK, Balaji B, Rao KS. Halo-Doped Hetero Dielectric Nanowire MOSFET Scaled to the Sub-10 nm Node. Transactions on Electrical and Electronic Materials. 2023:1-11. https://doi.org/10.1007/s42341-023-00448-6
  23. Emami N, Kuchaki Rafsanjani M. Extreme learning machine based pattern classifiers for symbolic interval data. International Journal of Engineering, Transactions B: Applications. 2021;34(11):2545-56. 10.5829/IJE.2021.34.11B.17
  24. Fouladinia F, Gholami M. Decimal to excess-3 and excess-3 to decimal code converters in QCA nanotechnology. International Journal of Engineering, Transactions C: Aspects. 2023;36(9):1618-25. 10.5829/ije.2023.36.09c.05
  25. Gowthami Y, Balaji B, Rao KS. Design and Analysis of a Symmetrical Low-κ Source-Side Spacer Multi-gate Nanowire Device. Journal of Electronic Materials. 2023;52(4):2561-8. https://doi.org/10.1007/s11664-023-10217-z
  26. Tiwari S, Saha R. Optical Performance of Split-Source Z-Shaped Horizontal-Pocket and Hetero-Stacked TFET-Based Photosensors. Journal of Electronic Materials. 2023;52(3):1888-99. https://doi.org/10.1007/s11664-022-10140-9
  27. Gupta AK, Raman A. Design, investigation, and sensitivity analysis of a biosensor based on an optimized electrostatically doped nanotube TFET. Journal of Electronic Materials. 2021;50:5462-71. https://doi.org/10.1007/s11664-021-09072-7
  28. Sadeghi E, Ebrahimi E. Ultra Low Power Temperature Compensated Complementary Metal Oxide Semiconductor Ring Oscillator in Subthreshold. International Journal of Engineering, Transactions A: Basics. 2023;36(1):108-18. 10.5829/ije.2023.36.01a.13
  29. Kwatra P, Nigam K, Singh SV. Design and Performance Evaluation of a Novel Dual Tunneling based TFET Considering Trap Charges for Reliability Improvement. Silicon. 2023;15(5):2407-25. https://doi.org/10.1007/s12633-022-02188-3
  30. Howldar S, Balaji B, Srinivasa Rao K. Design and Analysis of Hetero Dielectric Dual Material Gate Underlap Spacer Tunnel Field Effect Transistor. International Journal of Engineering, Transactions C: Aspects. 2023;36(12):2137-44. 10.5829/ije.2023.36.12c.01
International Journal of Engineering
Volume 37, Issue 5
TRANSACTIONS B: Applications
May 2024
Pages 887-895

Files

Share

How to cite

Statistics