



## Performance Analysis of High-K Dielectric Heterojunction High Electron Mobility Transistor for RF Applications

E. Radhamma<sup>a</sup>, D. Vemana Chary<sup>a</sup>, A. Krishnamurthy<sup>b</sup>, D. Venkatarami Reddy<sup>c</sup>, D. Sreenivasa Rao<sup>d</sup>, Y. Gowthami<sup>d</sup>, B. Balaji<sup>\*d</sup>

<sup>a</sup> Department of Electronics and Communication Engineering, Teegala Krishna Reddy Engineering College, Meerpet, Hyderabad, TS, India

<sup>b</sup> Department of Electronics and Communication Engineering, Princeton Institution of Engineering and Technology for Women, Hyderabad, India

<sup>c</sup> Department of Electronics and Communication Engineering, Kodada Institute of Technology and Science for Women, Kodad, TS, India

<sup>d</sup> Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh-522502, India

### PAPER INFO

#### Paper history:

Received 12 June 2023

Received in revised form 24 June 2023

Accepted 05 July 2023

#### Keywords:

Silicon Dioxide

Radio Frequency

Transconductance

High Conductivity

High Electron Mobility Transistor

### ABSTRACT

We have designed and simulated a 10-nanometer regime gate High Electron Mobility Transistor (HEMT) with an undoped region (UR) under the gate with high k dielectric as hafnium oxide (HfO<sub>2</sub>). The thickness of metal gate(G) and undoped regions are equal but length of channel(C) is not equivalent. The proposed Undoped under the gate dielectric High Electron Mobility Transistor reduces the maximum electric field(V) in the channel region and increases the drain current significantly. The High-K dielectric High Electron Mobility Transistor structure obtained a saturated Ion current of 60% higher than the conventional structure. For High critical Power and High-frequency Power transmission Amplifiers utilizes the AlGaIn/GaN/SiC-based High Electron Mobility Transistor with an undoped region under the gate with High-K Hafnium oxide. The Proposed advanced High Electron Mobility Transistor Produces a higher Drain current (Id), 54% high transconductance (Gm) with Low On-Resistance (Ron), and High conductivity in comparison to typical High Electron Mobility Transistor. In Addition to these improved characteristics, the Electric field along the Y direction is also observed. The proposed structure formed by Low-k Dielectric materials in the process of Silicon Dioxide(SiO<sub>2</sub>) and High-k dielectric being Titanium Dioxide (TiO<sub>2</sub>) and Hafnium Oxide (HfO<sub>2</sub>) created more opportunities in Power electronics and radio frequency operations.

doi: 10.5829/ije.2023.36.09c.09

## 1. INTRODUCTION

The technology develops year to year, there is drastic demand for VLSI devices as its device dimensions are scaled down to nanometer technology and more evident of short channel effects. In submicron technology, the channel length is very less i.e. less than 5 nanometer innovation and able to control the nanodevices due to decreases in gate length and subsequent undesirable conditions of Drain Induced Barrier Lowering (DIBL). To suppress the short channel effects, Double Gate (DG) structure, Triple Gate (TG) structure, and Nanowire (GAA) structures are excellent scalability over the conventional devices in nanometer technology [1].

The traditional Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) are considered moderate and slower devices compared to Nanomaterial Oxide Nanowire High Electron Mobility Transistors (NWHEMTs). Therefore, Gallium Nitride (GaN) HEMT devices have a large bandgap, larger critical electric field, higher electron drift velocity, and attained good thermal conductivity and good thermal stability [2]. The optoelectronic devices such as high-power devices utilize the III-V bandgap semiconductors being Aluminum nitride, Gallium nitride, and Low-k dielectric material such as Silicon dioxide being SiO<sub>2</sub> and High-K dielectric material being hafnium oxide represented as HfO<sub>2</sub> and Titanium Dioxide (TiO<sub>2</sub>) [3]. Due to its heterostructure undoped channel is possible in Nanowire HEMT and

\*Corresponding Author Email: [yahividi@gmail.com](mailto:yahividi@gmail.com) (B. Balaji)

attained higher breakdown voltages due to its higher band gap semiconductors being Gallium nitride (GaN) and Silicon dioxide as SiO<sub>2</sub> and high -k dielectric material (HfO<sub>2</sub>) [4].

The Nanowire High Electron Mobility Transistor (HEMT) is a specific Heterostructure field effect transistor (H-FET) and it gives very high realization at RF and microwave frequencies as well as exhibits lower noise [5]. The working principle of HEMT is based on two-dimensional electron gas due to its heterostructure and less electron collision. The HEMT gives high current (Ion) at lower gate voltages (V<sub>GS</sub>). Due to its high current and various heterostructures, Nanowire HEMT is suitable for finds applications in Radio Frequency design including cellular mobile telecommunications, broadcast radio receivers, and radar communications [6].

Nanowire High Electron Mobility Transistor (GaN-HEMT) are extensively used for a wide variety of material properties high electron saturation velocity, high breakdown electric field, and minimizing the Gate Induced Drain Lowering (GIDL) [7] by the implementation of underlap. Therefore, the effective length of the gate decreases, obviously decreasing the on current (Ion) and degrading the gate controllability of silicon (Si) and Silicon dioxide (SiO<sub>2</sub>) as low-k dielectric Nanomaterial and high-k dielectric Nanomaterial in the process of Hafnium oxide (HfO<sub>2</sub>) based Nanowire HEMT devices [8, 9].

Nanowire HEMT was invented based on Nanomaterial oxide being Low-k Dielectric Nano and Titanium Dioxide (TiO<sub>2</sub>) will work without doping due to its high carrier concentration, resulting in the distribution of non-uniform dopants and reducing the dopant scattering. The self-heating effect is the major concern in GaN-based HEMT due to increases in channel temperature [10, 11]. To reduce the self-heating effect and thermal resistance in the device, continuous efforts are made. But few efforts have been taken to reduce both in the nanodevices. To reduce the self-heating effect and thermal resistance in the device, the GaN-based HEMT is passivated. The Silicon carbide (6H-SiC) establishes a good quality interface with GaN-HEMT to reduce the leakage current in the device [12].

The Organization of the paper is as follows: Design of Undoped 5 nm regime gate Nanowire HEMT, mesh view, Electric field, and potential distribution are discussed in the second section. In the third section, the results of various materials and their performance comparison are discussed. The final section is discussed with conclusion

## 2. STRUCTURE OF PROPOSED DEVICE


The proposed 5 nm regime gate with an undoped region Nanowire High Electron Mobility Transistor is shown in Figure 1. The U-HEMT is made of high-k hafnium oxide

(HfO<sub>2</sub>) material and device dimensions are measured in nanometers using the Silvaco TCAD ATLAS simulator [13]. The new device has an undoped region with HfO<sub>2</sub> compared with the conventional device. The length of metal gate is L<sub>g</sub>=0.005 μm and metal gate with a work function of 4.87eV. The length of the device, spacing between gate-source and gate-drain, and length of the undoped high-k dielectric material (HfO<sub>2</sub>) region are L<sub>d</sub>=0.032μm, L<sub>gs</sub>=0.015μm, L<sub>ds</sub>=0.015μm, and L<sub>u</sub>=0.08μm, respectively. The undoped region under the gate reduces the electric field in the channel region and increases the drain current significantly [14, 15]. The undoped Nanowire HEMT mesh view is shown in Figure 2, where the grid spacing on both axes is not equal [16]. Electric field distribution and potential distribution of the new structure are shown in Figures 3 and 4. The speed and performance parameters of the device is depending on the gate length [17, 18]. Channel doping increases will increase the drain current. Silvaco ATLAS Simulator is used to simulate the Undoped HEMT under a 5 nanometer gate regime with high-k dielectric material being hafnium oxide (HfO<sub>2</sub>) and extracted all electrical parameters [11]. In this proposed structure, Silicon Carbide (6H-SiC) is used as a substrate instead of Silicon (Si) [19].


DC characteristics and RF characteristics of Undoped Nanomaterial oxide HEMT with HfO<sub>2</sub> are analyzed for different material combinations that have been obtained by using the ATLAS simulator, where the length of the gate is 0.005μm [20, 21]. The undoped HEMT device dimensions are shown in Table 1 and Gate length (5nm) is a very important parameter. The High-k dielectric, 5 nm regime gate HEMT used various materials and methods for simulation of the device as shown in Tables 2 and 3.

HfO<sub>2</sub> has a high dielectric constant (typically around 20-25), than traditional gate dielectrics like silicon dioxide (SiO<sub>2</sub>). This property enables the formation of a thicker dielectric layer, facilitating better gate control over the channel and reducing gate leakage current. The high-k dielectric nature of HfO<sub>2</sub> allows for a higher gate capacitance per unit area compared to low-k dielectrics. This increased gate capacitance enhances the control of charges in the channel region, resulting in enhanced device performance, reduced threshold voltage variation, and lower leakage current. Mitigation of Short-Channel Effects: Incorporating HfO<sub>2</sub> as a high-k dielectric beneath the gate helps alleviate short-channel effects in HEMTs. These effects, such as threshold voltage roll-off and drain-induced barrier lowering (DIBL), can detrimentally impact device performance. The high-k dielectric layer helps mitigate these effects and improves the scalability of HEMT devices.


The high-k dielectric Hafnium Dioxide (HfO<sub>2</sub>) material insertion in the HEMT model presents several advantages over previous works, making it highly




**Figure 1.** Cross-sectional View of High-k Dielectric AlGaIn/GaN HEMT



**Figure 2.** Mesh View of High-k Dielectric AlGaIn/GaN HEMT Structure



**Figure 3.** Electric Field Distribution of High-k Dielectric AlGaIn/GaN Device



**Figure 4.** Potential Distribution of high-k dielectric AlGaIn/GaN Device

suitable for real-time applications. HfO<sub>2</sub> material insertion in the proposed HEMT model delivers

improved device performance across key metrics such as higher transconductance, lower gate leakage current, and enhanced linearity. These enhancements translate into superior signal amplification, increased operational efficiency, and overall improved device functionality. Mitigation of Short-channel effects, including threshold voltage roll-off and drain-induced barrier lowering, present challenges in HEMTs. HfO<sub>2</sub> material insertion effectively addresses these issues by reducing channel length dependence and improving device behavior at smaller dimensions. HfO<sub>2</sub> material offers improved gate control and reduced gate leakage current, resulting in lower power consumption compared to previous works.

By integrating Hafnium Dioxide (HfO<sub>2</sub>) into the gate structure of AlGaIn HEMTs, a notable improvement in breakdown voltage can be achieved compared to previous dielectric materials. HfO<sub>2</sub> exhibits exceptional thermal stability, making it a highly reliable choice for the gate structure of AlGaIn HEMTs with reduced gate length. The compatibility of HfO<sub>2</sub> with standard semiconductor fabrication processes allows for seamless integration into existing manufacturing techniques. This compatibility greatly simplifies the production and scalability of AlGaIn/GaN HEMTs with HfO<sub>2</sub> gate structures, making it more practical for large-scale

**TABLE 1.** Utilized Device performance Parameters

Parameter used for device	Value
Device Length	0.032μm
Length of the Gate	0.005μm
Source to Gate space	0.015μm
Gate to drain Space	0.015μm
Length of undoped region	0.008μm
Length of Source	0.004μm
Length of Drain	0.004μm
Doping of Channel(D <sub>c</sub> )	1x10 <sup>20</sup> cm <sup>-3</sup>
Work function =	4.87eV

**TABLE 2.** Utilized Methods for simulation of Proposed structure

Method Model	Description
Gummel	Used as solution method in subsequent solve statement.
Newton trap	Newton solver for SHJ models and SIS models
maxtrap	Specified by the parameter of the method statement and trap is enabled.
Gummel	Specifies the name of the output file where the structure information will be stored after every iteration

deployment. It brings enhancements in breakdown voltage, improved thermal stability for high-temperature applications, and compatibility with existing fabrication processes.

The proposed model introduces a novel approach to transistor design by combining several unique features, High Electron Mobility Transistors (HEMTs) with a reduced gate length, a Silicon Carbide (SiC) substrate, and Hafnium Oxide (HfO<sub>2</sub>) materials beneath the gate. HEMT model incorporates a shorter gate length compared to conventional designs. This reduction enhances device performance by improving current flow control, enabling faster switching speeds, and minimizing signal distortions. In contrast to traditional HEMTs that use standard semiconductor substrates, our model utilizes a Silicon Carbide (SiC) substrate. SiC includes high thermal conductivity, excellent mechanical strength, and a wide bandgap. These properties enable higher breakdown voltage and lower on-state resistance. An essential aspect of our model is the integration of Hafnium Oxide (HfO<sub>2</sub>) as a material beneath the gate. HfO<sub>2</sub> is a high-k dielectric material that improves gate control, reduces leakage current, and enhances electrostatics. By incorporating HfO<sub>2</sub> beneath the gate, our model achieves superior device performance, increased reliability, and reduced power consumption

### 3. RESULTS AND DISCUSSIONS

If the gate voltage (V<sub>G</sub>) is less than the V<sub>t</sub> i.e threshold voltage, then the device is OFF state, then minority charge carriers are flows from the source [22], obviously subthreshold current. The Gate voltage (V<sub>g</sub>) more than the threshold voltage (V<sub>t</sub>) is known as ON Current. The drain current (I<sub>d</sub>) Vs Drain voltage (V<sub>d</sub>) for different material combinations used as shown in Figure 5 [23].

The undoped region with 5nm regime gate high-k dielectric material being hafnium oxide (HfO<sub>2</sub>) Nanowire HEMT drains current as shown in Figure 6, where gate length is kept 5 nm and observed that leakage current (I<sub>off</sub>) is the same [24]. The higher ON current resulted for AlGa<sub>0.2</sub>N/GaN/SiC than other material combinations [25].

The drain conductance(*g<sub>d</sub>*) Vs various drain voltages is shown in Figure 7. The AlGa<sub>0.2</sub>N/GaN/SiC drain

conductance is improved compared to other material combinations [26, 27].

$$Drain\ Conductance(G_d) = \frac{\delta I_{ds}}{\delta V_{ds}} \tag{1}$$

The high Transconductance is required for the proper gain of the amplifier, and it is set with different gate [28] voltages (V<sub>gs</sub>) as shown in Figure 8.

$$Transconductance(G_m) = \frac{\delta I_{ds}}{\delta V_{gs}} \tag{2}$$

The simulated on-resistance (Ron) Vs drain voltage (V<sub>d</sub>) as shown in Figure 9. As drain conductance




Figure 5. Variation of Drain current Vs Drain voltage for different hetero combination material




Figure 6. Variation of I<sub>d</sub> Vs V<sub>gs</sub> for different hetero combination materials






Figure 7. Variation of G<sub>d</sub> Vs V<sub>ds</sub> for different hetero combination materials

TABLE 3. Utilized Models for simulation of Proposed structure

Material Model	Description
conmob	Concentration Dependent
srh	Uses fixed minority carrier lifetimes
Auger	Used as high current densities
fldmob	Parallel Electric Field Dependence




**Figure 8.** Variation of  $G_m$  Vs  $V_{gs}$  for different hetero combination materials



**Figure 9.** Variation of  $R_{on}$  Vs  $V_{ds}$  for different hetero combination materials

increases the corresponding on-resistance decreases for various materials [29]. The electric field distribution of the proposed undoped HEMT structure under the 5 nm regime gate with  $HfO_2$  is shown in Figure 10. The undoped HEMT electric field concentration improved compared to conventional devices [30].

The performance parameters of the proposed HEMT as shown in Table 4. From the obtained results it is observed that AlGaIn/GaN/SiC Nanowire HEMT possesses good performance compared with two material HEMT structures.



**Figure 10.** Electric Field Along Y-axis for different hetero combination materials

**TABLE 4.** Performance metrics for proposed structure

Parameter	AlGaIn/GaN/SiC	AlGaAs/GaAs/SiC	InGaAs/InP/SiC
Ion(A)	5.92E-04	1.70E-04	2.21E-05
Ioff(A)	1.39E-13	2.90E-17	9.27E-12
Ion/Ioff	4.20E+09	5.80E+12	2.30E+06
Gd(S)	6.43E-04	4.53E-04	4.03E-04
Ron(ohms)	1.56E+02	2.20E+02	2.48E+02
Vth(V)	0.2	0.35	0.5
Gm(S)	8.07E-04	6.46E-04	4.38E-04

SiC is a wide-bandgap semiconductor known for its excellent thermal conductivity, high breakdown electric field strength, and ability to operate at high temperatures.

The state of the art in SiC-based HEMTs with AlGaIn/GaN as the channel material showcases several notable features. Firstly, these devices offer impressive power density, enabling them to handle high voltages and currents with minimal power losses. Secondly, their high-frequency operation is excellent, making them suitable for microwave and millimeter-wave frequencies.

SiC substrates provide exceptional thermal conductivity and material properties, allowing HEMTs to operate reliably at high temperatures. Additionally, GaN-on-SiC technology has surpassed GaN-on-silicon (GaN-on-Si) due to SiC's superior thermal management, reduced parasitic effects, and higher breakdown voltage capabilities.

AlGaIn/GaN HEMTs can accommodate higher voltages and currents, enabling greater power density. GaN possesses a broader bandgap than InGaAs and AlGaAs, leading to improved operation at high temperatures and enhanced breakdown voltage characteristics. AlGaIn/GaN HEMTs exhibit remarkable high-frequency characteristics due to the superior electron mobility of the 2D electron gas (2DEG) formed at the AlGaIn/GaN interface. GaN demonstrates superior thermal conductivity in comparison to InGaAs and AlGaAs, facilitating efficient dissipation of heat. This attribute is particularly valuable in high-power applications. AlGaIn/GaN HEMTs exhibit lower parasitic effects, such as reduced gate leakage and drain-source capacitance.

Recent advancements in GaN technology have contributed to a reduction in manufacturing costs associated with AlGaIn/GaN HEMTs.

#### 4. CONCLUSION

The paper presents a design and simulation-based 10nm gate regime advanced High Electron Mobility Transistor (HEMT) with an undoped region under the gate using the



Silvaco TCAD simulator. The undoped region of the new HEMT structure made of high k material as hafnium oxide (HfO<sub>2</sub>) material with AlGaN as channel, and silicon carbide (SiC) as the substrate. The GaN material-based advanced HEMT with high k material being hafnium oxide (HfO<sub>2</sub>) under the metal gate obtained High Current (Ion), increased Ion/Ioff ratio, high trans conductance, high drain conductance, and low ON resistance, respectively. Therefore, the proposed HEMT device with a high-k dielectric material, Hafnium oxide (HfO<sub>2</sub>) under the gate has preferred as the best material for high power and high-frequency applications.

## 5. REFERENCES

- Liao, B., Zhou, Q., Qin, J. and Wang, H., "Simulation of algan/gan hemts' breakdown voltage enhancement using gate field-plate, source field-plate and drain field plate", *Electronics*, Vol. 8, No. 4, (2019), 406. <https://doi.org/10.3390/electronics8040406>
- Gowthami, Y., Balaji, B. and Srinivasa Rao, K., "Performance analysis and optimization of asymmetric front and back pi gates with dual material in gallium nitride high electron mobility transistor for nano electronics application", *International Journal of Engineering, Transactions A: Basics* Vol. 36, No. 7, (2023), 1269-1277. doi: 10.5829/ije.2023.36.07a.08.
- Wu, Y., Jacob-Mitos, M., Moore, M.L. and Heikman, S., "A 97.8% efficient gan hemt boost converter with 300-w output power at 1 mhz.", *IEEE Electron Device Letters*, Vol. 29, No. 8, (2008), 824-826. <https://doi.org/10.1109/LED.2008.200092>
- Kwak, H.-T., Chang, S.-B., Kim, H.-J., Jang, K.-W., Yoon, H.S., Lee, S.-H., Lim, J.-W. and Kim, H.-S., "Operational improvement of algan/gan high electron mobility transistor by an inner field-plate structure", *Applied Sciences*, Vol. 8, No. 6, (2018), 974. <https://doi.org/10.3390/app8060974>
- Gowthami, Y., Balaji, B. and Rao, K.S., "Design and performance evaluation of 6nm hemt with silicon sapphire substrate", *Silicon*, Vol. 14, No. 17, (2022), 11797-11804. <https://doi.org/10.1007/s12633-022-01900-7>
- Kumar, P.K., Balaji, B. and Rao, K.S., "Performance analysis of sub 10 nm regime source halo symmetric and asymmetric nanowire mosfet with underlap engineering", *Silicon*, Vol. 14, No. 16, (2022), 10423-10436. <https://doi.org/10.1007/s12633-022-01747-y>
- Howldar, S., Balaji, B. and Srinivasa Rao, K., "Design and qualitative analysis of hetero dielectric tunnel field effect transistor device", *International Journal of Engineering, Transactions C: Aspects*, Vol. 36, No. 6, (2023), 1129-1135. doi: 10.5829/ije.2023.36.06c.11.
- Karimi, G. and Shirazi, S., "Ballistic (n, 0) carbon nanotube field effect transistors\iv characteristics: A comparison of n= 3a+ 1 and n= 3a+ 2", *International Journal of Engineering, Transactions A: Basics*, Vol. 30, No. 4, (2017), 516-522. doi: 10.5829/idosi.ije.2017.30.04a.09.
- Dixit, A. and Gupta, N., "A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors", *International Journal of Engineering, Transactions A: Basics*, Vol. 34, No. 7, (2021), 1718-1724. doi: 10.5829/IJE.2021.34.07A.16.
- Chakrabarty, R., Roy, S., Pathak, T. and Kumar Mandal, N., "Design of area efficient single bit comparator circuit using quantum dot cellular automata and its digital logic gates realization", *International Journal of Engineering, Transactions C: Aspects*, Vol. 34, No. 12, (2021), 2672-2678. doi: 10.5829/ije.2021.34.12c.13.
- Kobayashi, K., Hatakeyama, S., Yoshida, T., Piedra, D., Palacios, T., Otsuji, T. and Suemitsu, T., "Current collapse suppression in algan/gan hemts by means of slant field plates fabricated by multi-layer sicc", *Solid-state Electronics*, Vol. 101, (2014), 63-69. <https://doi.org/10.1016/j.sse.2014.06.022>
- Roy, A., Mitra, R. and Kundu, A., "Influence of channel thickness on analog and rf performance enhancement of an underlap dg algan/gan based mos-hemt device", in 2019 Devices for Integrated Circuit (DevIC), IEEE. (2019), 186-190.
- Nishitani, T., Yamaguchi, R., Asubar, J., Tokuda, H. and Kuzuhara, M., "Improved on-state breakdown characteristics in algan/gan mos-hemts with a gate field plate", in 2019 Compound Semiconductor Week (CSW), IEEE. (2019), 1-2.
- Mehrabani, A.H., Fattah, A. and Rahimi, E., "Design and simulation of a novel hetero-junction bipolar transistor with gate-controlled current gain", *International Journal of Engineering, Transactions C: Aspects*, Vol. 36, No. 03, (2023), 433. doi: 10.5829/ije.2023.36.03c.01.
- Herrera, F.A., Hirano, Y., Iizuka, T., Miura-Mattausch, M., Kikuchi, H., Navarro, D., Mattausch, H.J. and Ito, A., "Compact modeling for leading-edge thin-layer mosfets with additional applicability in device optimization toward suppressed short-channel effects", in 2019 Electron Devices Technology and Manufacturing Conference (EDTM), IEEE. (2019), 29-31.
- Smith, J.A., Takeuchi, H., Stephenson, R., Chen, Y., Hytha, M., Mears, R.J. and Datta, S., "Experimental investigation of n-channel oxygen-inserted (oi) silicon channel mosfets with high-k/metal gate stack", in 2018 76th Device Research Conference (DRC), IEEE. (2018), 1-2.
- Kumar, S. and Sahoo, G., "A random forest classifier based on genetic algorithm for cardiovascular diseases diagnosis (research note)", *International Journal of Engineering, Transactions B: Applications*, Vol. 30, No. 11, (2017), 1723-1729. doi: 10.5829/ije.2017.30.11b.13.
- Canali, C., Majni, G., Minder, R. and Ottaviani, G., "Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature", *IEEE Transactions on Electron Devices*, Vol. 22, No. 11, (1975), 1045-1047. <https://doi.org/10.1109/T-ED.1975.18267>
- Emami, N. and Kuchaki Rafsanjani, M., "Extreme learning machine based pattern classifiers for symbolic interval data", *International Journal of Engineering, Transactions B: Applications*, Vol. 34, No. 11, (2021), 2545-2556. doi: 10.5829/IJE.2021.34.11B.17
- Huang, H., Liang, Y.C., Samudra, G.S., Chang, T.-F. and Huang, C.-F., "Effects of gate field plates on the surface state related current collapse in algan/gan hemts", *IEEE Transactions on Power Electronics*, Vol. 29, No. 5, (2013), 2164-2173. <https://doi.org/10.1109/TPEL.2013.2288644>
- Mizutani, T., Ohno, Y., Akita, M., Kishimoto, S. and Maezawa, K., "A study on current collapse in algan/gan hemts induced by bias stress", *IEEE Transactions on Electron Devices*, Vol. 50, No. 10, (2003), 2015-2020. <https://doi.org/10.1109/TED.2003.816549>
- Meng, Q., Lin, Q., Jing, W., Han, F., Zhao, M. and Jiang, Z., "Tcad simulation for nonresonant terahertz detector based on double-channel gan/algan high-electron-mobility transistor", *IEEE Transactions on Electron Devices*, Vol. 65, No. 11, (2018), 4807-4813. <https://doi.org/10.1109/TED.2018.2869291>
- Ping, A., Chen, Q., Yang, J., Khan, M.A. and Adesida, I., "Dc and microwave performance of high-current algan/gan heterostructure field effect transistors grown on p-type sic substrates", *IEEE Electron Device Letters*, Vol. 19, No. 2, (1998), 54-56. <https://doi.org/10.1109/55.658603>

24. Kamath, A., Patil, T., Adari, R., Bhattacharya, I., Ganguly, S., Aldhaferi, R.W., Hussain, M.A. and Saha, D., "Double-channel algan/gan high electron mobility transistor with back barriers", *IEEE Electron Device Letters*, Vol. 33, No. 12, (2012), 1690-1692. <https://doi.org/10.1109/LED.2012.2218272>
25. Palacios, T., Chakraborty, A., Heikman, S., Keller, S., DenBaars, S. and Mishra, U., "Algan/gan high electron mobility transistors with ingan back-barriers", *IEEE Electron Device Letters*, Vol. 27, No. 1, (2005), 13-15. <https://doi.org/10.1109/LED.2005.860882>
26. Lee, D.S., Gao, X., Guo, S., Kopp, D., Fay, P. and Palacios, T., "300-ghz inaln/gan hemts with ingan back barrier", *IEEE Electron Device Letters*, Vol. 32, No. 11, (2011), 1525-1527. <https://doi.org/10.1109/LED.2011.2164613>
27. Shinohara, K., Regan, D., Corrion, A., Brown, D., Burnham, S., Willadsen, P., Alvarado-Rodriguez, I., Cunningham, M., Butler, C. and Schmitz, A., "Deeply-scaled self-aligned-gate gan dh-hemts with ultrahigh cutoff frequency", in 2011 International Electron Devices Meeting, IEEE. (2011), 19.11. 11-19.11. 14.
28. Kumar, V., Lu, W., Schwindt, R., Kuliev, A., Simin, G., Yang, J., Khan, M.A. and Adesida, I., "Algan/gan hemts on sic with f t of over 120 ghz", *IEEE Electron Device Letters*, Vol. 23, No. 8, (2002), 455-457. <https://doi.org/10.1109/LED.2002.801303>
29. Shinohara, K., Yamashita, Y., Endoh, A., Hikosaka, K., Matsui, T., Mimura, T. and Hiyamizu, S., "Ultrahigh-speed pseudomorphic ingaas/inalas hemts with 400-ghz cutoff frequency", *IEEE Electron Device Letters*, Vol. 22, No. 11, (2001), 507-509. <https://doi.org/10.1109/55.962645>
30. Fouladinia, F. and Gholami, M., "Decimal to excess-3 and excess-3 to decimal code converters in qca nanotechnology", (2022). <https://doi.org/10.21203/rs.3.rs-2218039/v1>

**COPYRIGHTS**

©2023 The author(s). This is an open access article distributed under the terms of the Creative Commons Attribution (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, as long as the original authors and source are cited. No permission is required from the authors or the publishers.

**Persian Abstract**

چکیده

ما یک گیت رژیم 10 نانومتری ترانزیستور تحرک الکترونی بالا (HEMT) را با یک منطقه خنثی (UR) در زیر دروازه با مواد دی الکتریک با  $k$  بالا که اکسید هافنیوم ( $\text{HfO}_2$ ) است، طراحی و شبیه سازی کرده ایم. ضخامت دروازه و مناطق  $\text{undoped}$  برابر است اما طول کانال برابر نیست. ترانزیستور تحرک الکترونی بالا در زیر دی الکتریک گیت، حداکثر میدان الکتریکی (V) را در منطقه کانال کاهش می دهد و جریان تخلیه را به طور قابل توجهی افزایش می دهد. ساختار ترانزیستور تحرک الکترونی بالا دی الکتریک High-K جریان یون اشباع شده 60٪ بالاتر از ساختار معمولی را به دست آورد. برای قدرت بحرانی بالا و فرکانس بالا تقویت کننده های انتقال قدرت با استفاده از  $\text{AlGaN} / \text{GaN} / \text{SiC}$  مبتنی بر ترانزیستور تحرک الکترون بالا با یک منطقه  $\text{undoped}$  زیر دروازه با مواد دی الکتریک بالا  $K$  به عنوان اکسید هافنیوم. ترانزیستور پیشرفته تحرک الکترون بالا پیشنهادی جریان تخلیه بالاتر (Id)، ترانسرسانانس بالا 54٪ (Gm) با مقاومت کم (Ron) و هدایت بالا در مقایسه با ترانزیستور تحرک الکترون بالا معمولی تولید می کند. علاوه بر این ویژگی های بهبود یافته، میدان الکتریکی در امتداد جهت Y نیز مشاهده می شود. ساختار پیشنهادی تشکیل شده توسط مواد دی الکتریک کم  $k$  در فرایند سیلیکون دی اکسید ( $\text{SiO}_2$ ) و مواد دی الکتریک با کیفیت بالا مانند دی اکسید تیتانیوم ( $\text{TiO}_2$ ) و اکسید هافنیوم ( $\text{HfO}_2$ ) فرصت های بیشتری را در زمینه های الکترونیک قدرت و فرکانس رادیویی VLSI ایجاد کرده است.