



## Design and Simulation of a Novel Hetero-junction Bipolar Transistor with Gate-Controlled Current Gain

A. Hoonan Mehrabani, A. Fattah\*, E. Rahimi

Electrical Engineering Department, Shahrood University of Technology, Shahrood, Iran

### PAPER INFO

#### Paper history:

Received 28 January 2022

Received in revised form 13 October 2022

Accepted 03 November 2022

#### Keywords:

Current Gain

Hetero-junction Bipolar Transistor

Gate-Controlled

SiGe

Silvaco

### ABSTRACT

A new structure for SiGe Hetero-junction Bipolar transistor (HBT) is designed and simulated using Silvaco simulator. The considered extra terminal gives the ability to control the transistor's current gain. By applying voltage to the gate terminal, the base effective width would be controlled. Decrement of the Base width yields to the carrier recombination rate reduction, let the emitted electrons to have higher chance to reach the collector. Considering extra terminal have two approaches. One is to improve the current gain of the transistor by applying a constant voltage to the gate and the other is to modify the characteristics of the transistor in such a way that the current gain became optimized. The current gain of the transistor without any gate voltage is about 50V, which increases to 750 for high and 50,000 for low collector currents with the gate voltage variation consideration. In addition, our final proposed gate-controlled HBT with a large gate over the base and collector has the breakdown voltage of 8V and the cut-off frequency of about 11 GHz. The maximum FoM of 1200 is achieved using the proposed structure.

doi: 10.5829/ije.2023.36.03c.01

## 1. INTRODUCTION

In semiconductor technology, both bipolar and field effect transistors are required for various analog and digital applications. In fact, these two technologies are complementary. Bipolar Complementary Metal-Oxide Semiconductor (BiCMOS) technology uses both types of transistors to take their advantages to build more complex and convenient circuits [1, 2]. Although there are many innovations in the design and fabrication of new transistor structures such as carbon nanotube field effect transistors (CNTFET) [2, 3] and QCA structures [4]. It is predicted that the electronics industry will move towards the use of these devices, but there is still a need to use bipolar transistors in a lot of high power or high frequency applications [5]. In Radio Frequency (RF) applications, BJTs are superior to field effect ones [6], but in terms of the number of in-chip transistors, MOSFET transistors are superior. In BJTs, the current gain ( $\beta$ ) is one of the most important parameters [7], which is determined during the design and fabrication processes and the manufacturing technology, which may

change with factors such as temperature and affect the circuit operation. There is also a great desire to increase or control this parameter using different techniques [8].

Considering the suggestion to add another terminal to BJTs, which is called gate; it is possible to change the current gain of a bipolar transistor. The above device is made in two conventional CMOS technologies [9]. To increase the gain of bipolar transistors, heterogeneous junction is used in Base-Emitter contact [10]. As the integration of two types of transistors on a chip is challenging [11], bipolar transistors based on SOI have been studied and built because of the fact that they are used in system-on-chip (SoC) structures [12-15]. According to the applied bias voltage, it is possible to increase the gain of the transistor by the application a constant voltage to the gate terminal [16]. Due to the application of Heterojunction Bipolar Transistor (HBT) structure, the final proposed structure is expected to have higher speed and efficiency compared to the conventional bipolar junction transistors (BJTs) [17].

A hybrid-mode device based on a standard sub-micrometer CMOS technology is presented as a

\*Corresponding Author Institutional Email:  
[a.fattah@shahroodut.ac.ir](mailto:a.fattah@shahroodut.ac.ir) (A. Fattah)

MOSFET in which the gate and the well are internally connected to form the base of a lateral BJT. At low collector current levels, lateral bipolar action with a current gain higher than 1000 is achieved [18]. Moreover, a CMOS-compatible gate-controlled lateral BJT (GC-LBJT) is fabricated with a conventional 90 nm CMOS technology for RF applications. The Emitter injection efficiency and the doping profile of P-well were optimized by properly controlling source, drain, and well implants. Consequently, the GC-LBJT with the Gate length of  $0.15\mu\text{m}$  would achieve a current gain over than 2000 and  $f_T/f_{\text{max}}$  ratio of about 17/19, which compare to previously reported LBJT, yield to the improvements of 1000%, 200%, and 60% in current gain,  $f_T$  and  $f_{\text{max}}$ , respectively [19].

Bipolar devices are widely used in the nuclear reactor control systems, and the radiation effects are challenging in their operation. The lateral PNP BJT is a radiation-sensitive structure in bipolar integrated devices. Its degradation under irradiation is the primary cause for functional failures of these devices. It is useful to estimate the radiation response of the transistors to find better design strategies for radiation hardness. Three kinds of gate-controlled lateral PNP transistors (GCL-PNPs) with different base widths and doping concentrations are specially designed to explore base current degradation induced by reactor neutrons and gamma rays. Dependence on base width and doping concentration of the degradation is analyzed in this work and the results are beneficial to radiation-hardening design of the lateral PNP BJT [20].

## 2. NEW DEVICE STRUCTURE

Controlling the current gain of a bipolar structure using the gate terminal has been discussed for BJTs and not for a HBT structure in previous investigations. This work studies the effect of adding the gate terminal to a SiGe HBT which has not been previously discussed. Figure 1 shows the structure of a 1- $\mu\text{m}$  width HBT transistor with a base made of SiGe in Silvaco software. To implement this structure, the Atlas environment of Silvaco software has been used. This novel structure is a bipolar transistor which has four terminals. In the upper part of the transistor, like MOSFETs, there is a  $\text{SiO}_2$  insulation layer between the gate and substrate. The length of the transistor is considered as 2 microns and physical width of the base is 300 nanometers. Furthermore, the oxide thickness is equal to 100 nm and the space of 50 nm is provided between the terminals of the transistor to prevent them from affecting each other. In addition, the gate plate, which is placed on the oxide, covers about half of the base and part of the collector. The collector, base and emitter widths are 0.85, 0.3 and 0.85 microns, respectively.




Figure 1. Structure of the proposed HBT transistor

The doping distribution of different regions of the transistor is shown in Figure 2. This transistor is an n-p-n type and the doping of the collector, base and emitter regions are  $1 \times 10^{15}$ ,  $3 \times 10^{16}$  and  $5 \times 10^{18} \text{ cm}^{-3}$ , respectively. Compare to a BJT, it is possible to increase the base doping to have a higher  $f_T$ , without any degradation in current gain value. To have ohmic contacts,  $n^+$  and  $p^+$  regions are used beneath the surface to make connection with the collector and the base metals.

## 3. SILVACO SIMULATIONS

In this article, all the simulations have been performed using Silvaco device simulator in order to investigate the electrical behavior of the proposed structure. The sizes and doping levels of the structure are optimized to reach the optimum performance point.

The gate contact in the proposed structure controls the base width, through which the transistor current gain will be controlled. When the Gate voltage is zero, there are no changes in the base width and the transistor current gain totally depends on doping values, thicknesses and dimensions. On the other hand, by applying a positive voltage on the gate contact, an inversion region would be formed under the gate. As a result, a portion of the p-base region will be converted to an n-region, merges to the collector part. In the proposed transistor, the gate length is designed to cover half of the base width. It is important to note that there is not any MOS structure in the proposed transistor design because the gate covers a part of the p-base region.





Figure 2. Doping distribution of the structure in Silvaco

As the gate position and its length have a major effect on the transistor characterization, we have considered them as two variable parameters in our simulations. By increasing the gate length, its capacitance with the substrate increases which yield to the absorption of carriers transporting from base to the collector to the SiO<sub>2</sub> layer beneath and forming a path with lower resistance for the passing carriers. This point tends to a lower base resistance, higher cut-off frequency and much more current gain. The gate length increases up to the point where it affects the functionality of the base and collector contacts.


**3. 1. Gate Position** In this simulation, to find the appropriate location of the gate and its optimized size, the device is simulated without gate and the currents of base and collector are measured. The profile of current density of the device due to the application of 3V collector voltage and 650mV base voltage is shown in Figure 3. In this case, the current path is at all depths of the device and the electrons path is determined by the collector and emitter terminals voltages and the non-uniform internal electrical field of the collector-emitter junction.

Figure 4 demonstrates the base and collector currents in terms of the base-emitter voltage while the emitter is grounded. According to this curves, it is obvious that the collector current is a coefficient of the base current and by dividing the collector current to the base one at each point, the value of  $\beta$  would be calculated. The obtained  $\beta$  for this transistor is 50, which is acceptable and the structure can be used to investigate the effect of adding gate to the device.

To add the gate terminal to this structure, a layer of silicon oxide is considered. Figures 5 to 8 implies the current density profiles for four different modes of gate location and size. Also, Table 1 summarized the device specifications in these modes. Considering the obtained results, the multiplication of  $\beta$  and break down voltage as the figure of merit (FoM) of the structure, increases about 70% using gate in our structure. Moreover, using a large gate on collector yields to an improvement of about 175% and 200% for the cut-off frequency and  $\beta$  values,




**Figure 3.** Device currents density without considering the Gate voltage




**Figure 4.** Base and Collector currents without applying the Gate voltage


respectively; while the break down voltage at the worst case has the degradation of about 38%. As the large gate condition has the most FoM and  $f_r$  values, it is selected as the final proposed structure.



**Figure 5.** Device current density with gate on collector



**Figure 6.** Device current density with gate on base



**Figure 7.** Device current density with small Gate




Figure 8. Device current density with large Gate

TABLE 1. Device characteristics in different modes for Gate dimensions and location

Parameter	Without Gate	Gate on Collector	Gate on Base	Small Gate	Large Gate
Collector current ( $\mu\text{A}$ )	1	2	1.5	1.5	3
Base current ( $\mu\text{A}$ )	0.02	0.02	0.02	0.02	0.02
Current gain ( $\beta$ )	50	100	75	75	150
Break down voltage ( $V_A$ )	13	11	10	10	8
Cut-off frequency (GHz)	4	7.6	6.7	7.1	11
FoM	650	1100	750	750	1200

Figure 9 shows the  $\beta$  values for all 5 different modes of gate location and size. As is apparent, with increment in base voltage, all the gain curves decreases. As the base voltage increases, the collector current tends to be saturated and the  $I_C/I_B$  ratio decreases. Among the modes, the large gate one has the most values of current gain as the inversion layer formation caused by voltage application to the gate forms a path for the carriers to reach the collector with the minimum resistivity.




Figure 9. Variation of  $\beta$  versus base voltage for different gate modes

**3. 2. Oxide Capacitance** Another way to increase the efficiency of the gate functionality in our proposed device is to enhance the gate-oxide capacitance, which is similar to the MOS one in a field effect transistor. Considering the relation of  $C_{ox} = \epsilon \frac{A}{d}$ , there are generally three methods to increase the oxide capacitance. Enlarging the surface of oxide area, reducing its thickness or substituting the oxide with a higher permittivity one. Figure 10 demonstrates the  $\beta$  values as a function of the base voltage for all three modes of without gate, with a 3V biased gate and oxide relative permittivity of 3.9 and 15.

Another important and effective factor is the thickness of the insulator under the gate plate. Figure 11 shows the current gain of the transistor as a function of gate voltage for different thicknesses of  $\text{SiO}_2$ . As the thickness increases, formation of the inversion layer needs a higher voltage, tends to the decrement of collector current and as a result the current gain degradation. Consequently, the thickness of 50 nm is selected for the gate oxide in our analysis and simulations.




Figure 10. Values of  $\beta$  as a function of the base voltage




Figure 11. Current gain variations as a function of the gate voltage for different oxide thicknesses



Considering these methods for improving the device performance, the value of  $\beta$  is improved about 15 times more for large collector currents and even much higher than the mentioned value for low collector currents. Finally, the value of  $\beta$  measured at 650 mV of base voltage is increased from 50 to 750, which by changing the gate voltage from 0 to 5V, the desired gain within this range is achievable.

#### 4. TRANSISTOR OPERATION ANALYSIS

In comparison with Si BJTs, HBTs show better performance in terms of emitter injection efficiency, base resistance, base-emitter capacitance, and cutoff frequency. They also offer good linearity, low phase noise and high power efficiency. In the proposed structure, high injection efficiency is obtained by using SiGe material with a smaller energy band gap for the base than Si, which is used as the emitter material. The large energy band-gap of emitter blocks injection of holes from the base. Therefore, the doping concentration in the base and emitter can be adjusted over a wide range with a little effect on injection efficiency, tends to higher current gain values in comparison with BJTs, without degrading the early voltage ( $V_A$ ) value.

In the HBT conventional structure, due to the uniform distribution of impurities, the electric field is also uniform in space charge region. Figure 12 shows this uniform field at the base and collector junctions. The green area is the base which is made of SiGe and the yellow area on the right corresponds to the collector.

Similar to the previous figure, the electric field distribution at the base-emitter junction by the application of 5V to the considered gate is depicted in Figure 13. Here, due to the application of positive voltage to the gate and the accumulation of electrons under the oxide, a vertical field is created from top to bottom. The field intensity depends on the capacitor value and the applied voltage to the gate. Finally, by the interaction of these two fields, one with the direction from top to bottom and the other from the collector to the base, a non-uniform field would be created. The direction of this field




Figure 12. Direction of electric field distribution at the junction of Base and Collector




Figure 13. Non-uniform field distribution at the junction of Base and Collector after the positive voltage application to the Gate

is from the collector to the base in the lower parts of the device and from the top to the bottom and inclined towards the base in the upper regions. This causes the electrons in the base to be attracted to the collector.

As the positive voltage is applied to the gate, electrons in the base region, similar to a MOSFET, accumulate below the gate oxide and create an inversion layer. As a result, the effective width of the base reduces just after applying the positive voltage to the gate and therefore, the current gain would increase. Moreover, Figure 14 implies the value of  $\beta$  as a function of the gate voltage, where the transistor is in the active region and the base voltage is 600mV.

##### 4. 1. Breakdown Voltage

Figure 15 shows the current-voltage characteristic of the transistor as a voltage of 5V is applied to the gate terminal. To find the breakdown voltage of the collector-base junction, the collector voltage is swiped from 0 to 10V for a constant current of 1nA at the base terminal. This increment in voltage should be continued until an abrupt change in the collector current occurs at the collector voltage of 8V.

##### 4. 2. Cut-off Frequency

In a bipolar transistor, the cut-off frequency is mostly related to the base width and its doping level; so the smaller the base width, the higher the cut-off frequency of the transistor. As in a bipolar





Figure 14. Values of  $\beta$  versus the gate voltage




**Figure 15.** Collector-Base reverse breakdown voltage determination

transistor, the cut-off frequency is inversely related to the passage time of the carriers from the emitter to the collector. In addition, short base width yields to its smaller resistance which tends to a faster transistor operation.


Figure 16 shows the electrons accumulation under the gate plate in the base region due to the application of positive voltage to the gate. Here, a voltage of 5 volts is applied to the gate, and due to the accumulation of carriers, the electrons injected from the emitter go through the path under gate to reach the collector.

Considering no voltage application to the gate, the base width is the same as the actual value, which is defined according to the dimensions of the device. Considering this point in Figure 17, the 4 GHz cut-off frequency would be increased to 11 GHz after applying 5 volts to the gate terminal. Therefore, considering a large gate for the structure would improve not only the current gain but also the cut-off frequency.

Table 2 represents the comparison between different reports on the gain controlling of bipolar transistors. It should be noted that the  $\beta$  value for high currents is 750. Because in most articles, the value of  $\beta$  is reported for low collector currents, here the values of  $\beta$ , which corresponds to the base current of five  $\mu\text{A}$  at the base voltage of 500 mV, has been reported. Considering the



**Figure 16.** The electrons concentration in the structure due to the application of positive voltage to the gate



**Figure 17.** Values of  $\beta$  versus frequency before and after consideration of the gate in the structure

product of current gain and break down voltage as the FoM of each transistor, our structure has the most value.

**TABLE 2.** Comparison table of the results with previous articles

Reference	Structure	Current gain ( $\beta$ )	Cut-off frequency (GHz)	Break down voltage (V)
[14]	Lateral bipolar	30	20	8.2
[19]	Combined with MOS	250	13	45.2
[7]	Combined with MOS	10000	0.1	-
[21]	Lateral bipolar	1600	13	5
[8]	Controlling the Base width	2000	25	5.7
[22]	Strained Si/SiGe HBT	2900	500	-
[23]	InP based HBT	126	5.4	-
<b>This research (Large Gate)</b>	Gate-controlled gain	50000	11	8

### 5. CONCLUSION

In this research, a new HBT structure with Gate-controlled gain is proposed and simulated by Silvaco software. The simulations were performed with SiGe Base on both conventional bipolar and Gate-controlled structures. In addition, the effect of the gate position and length on its performance are investigated and the appropriate location and dimension were determined. The simulations imply that the current gain of the transistor is acceptable, as for the gate voltage of zero, the gain of the transistor is about 50 and with the gate voltage increment to 5V, it reaches to 750 for high and even up to 50,000 for low collector currents. This

transistor also has a reasonable breakdown voltage and cut-off frequency which are about 8V and 11GHz, respectively, as the voltage is applied to the gate.

## 6. REFERENCES

1. Hashimoto T., Nonaka Y., Tominari T., Fujiwara H., Tokunaga K., Arai M., Wada S., Udo T., Seto M., Miura M. and Shimamoto H., "Direction to improve SiGe BiCMOS Technology featuring 200-GHz SiGe HBT and 80-nm GAT CMOS" in *IEEE International Electron Devices Meeting* (2003), 5.5.1-5.5.4, DOI: 10.1109/IEDM.2003.1269182.
2. Karimi G. R. and Shirazi S. G., "Ballistic (n, 0) Carbon Nanotube Field Effect Transistors' I-V Characteristics: A Comparison of  $n=3a+1$  and  $n=3a+2$ ", *International Journal of Engineering, Transactions A: Basics*, Vol. 30, No. 4, (2017), 516-522, DOI: 10.5829/idosi.ije.2017.30.04a.09.
3. Dixit A. and Gupta N., "A Compact Model of Gate Capacitance in Ballistic Gate-All-Around Carbon Nanotube Field Effect Transistors", *International Journal of Engineering, Transactions A: Basics*, Vol. 34, No. 7, (2021), 1718-1724, DOI: 10.5829/IJE.2021.34.07A.16.
4. Chakrabarty R., Roy S., Pathak T., and Kumar Mandal M., "Design of Area Efficient Single Bit Comparator Circuit using Quantum dot Cellular Automata and its Digital Logic Gates Realization", *International Journal of Engineering, Transactions C: Aspects*, Vol. 34, No. 12, (2021), 2672-2678, DOI: 10.5829/ije.2021.34.12c.13.
5. Freeman G., Jagannathan B., Shwu-Jen J., Jae-Sung R., Stricker A. D., Ahlgren. D. C. and Subbanna S., "Transistor design and application considerations for > 200-GHz SiGe HBTs", *IEEE Transactions on Electron Devices*, Vol. 50, No. 3, (2003), 645-655, DOI: 10.1109/TED.2003.810467.
6. Washio K., "SiGe HBT and BiCMOS technologies for optical transmission and wireless communication systems", *IEEE Transactions on Electron Devices*, Vol. 50, No. 3, (2003), 656-668, DOI: 10.1109/TED.2003.810484.
7. Zhixin Y., Deen M. J. and Malhi D. S., "Gate-Controlled Lateral PNP BJT: Characteristics, Modeling and Circuit Applications", *IEEE Transactions on Electron Devices*, Vol. 44, No. 1, (1997), 118-128, DOI: 10.1109/16.555443.
8. Hosseini S. E. and Goodarzi Dehri H., "A new BJT-transistor with ability of controlling current gain", in *International Multi-Conference on Systems, Signals & Devices* (2012), 1-4, DOI: 10.1109/SSD.2012.6198085.
9. Huang T.-H. and Chen. M.-J., "Empirical modelling for Gate-controlled Collector current of lateral bipolar transistors in an n-MOSFET structure", *Solid-state Electronics*, Vol. 38, No. 1, (1995), 115-119, DOI: 10.1016/0038-1101(94)E0037-F.
10. Fregonese S., Avenier G., Maneux C., Chantre A. and Zimmer T., "A Compact Model for SiGe HBT on Thin-Film SOI", *IEEE Transactions on Electron Devices*, Vol. 53, No. 2, (2006), 296-303, DOI: 10.1109/TED.2005.862237.
11. Sun I. -S., Tung M., Ng W., Kanekiyo K., Kobayashi T., Mochizuki H., Toita M., Imai H., Ishikawa A., Tamura S., and Takasuka K., "Lateral High-Speed Bipolar Transistors on SOI for RF SoC Applications," *IEEE Transactions on Electron Devices*, Vol. 52, No. 7, (2005), 1376-1382, DOI: 10.1109/TED.2005.850676.
12. Matsuzawa A., "RF-SoC-Expectations and Required Conditions", *IEEE Transactions on Microwave Theory and Technology*, Vol. 50, No. 1, (2002), 245-253, DOI: 10.1109/22.981277.
13. Rodder M., and Antoniadis. D A, "Silicon-on-insulator bipolar transistors", *IEEE Electron Device Letters*, Vol. 4, No. 6, (1983), 193-195, DOI: 10.1109/EDL.1983.25701.
14. Shahidi G. G., Tang D. D., Davari B., Taur Y., McFarland P., Jenkins K., Danner D., Rodriguez M., Megdanis A., Petrillo E., Polcari M. and Ning T. H., "A novel high-performance lateral bipolar on SOP", in *International Electron Devices Meeting* (1991), 663-666, DOI: 10.1109/IEDM.1991.235335.
15. Li X., Yang J., Fleetwood D. M., Liu C., Wei Y., Barnaby H. J. and Galloway K. F., "Hydrogen soaking, displacement damage effects, and charge yield in Gated lateral bipolar junction transistors", *IEEE Transactions on Nuclear Science*, Vol. 65, No. 6, (2018), 1271-1276, DOI: 10.1109/TNS.2018.2837032.
16. Sturm J. C., McVittie J. P., Gibbons J. F. and Pfeiffer L., "A lateral silicon-on-insulator bipolar transistor with a selfaligned Base contact", *IEEE Electron Device Letters*, Vol. 8, No. 3, (1987), 104-106, DOI: 10.1109/EDL.1987.26567.
17. Jin D., Zhao X., Zhang W., Wang X., Hu R. and Fu O., "Novel superjunction Collector power SiGe HBTs with high thermal stability" in 12th IEEE International Conference on Solid-State and Integrated Circuit Technology, (2014), 1-3, DOI: 10.1109/ICSICT.2014.7021540.
18. Verdonckt-Vandebroek S., Wong S. S., Woo J. C. S., and Ko P. K., "High-gain lateral bipolar action in a MOSFET structure", *IEEE Transactions on Electron Devices*, Vol. 38, No.11, (1991), 2487-2496, DOI: 10.1109/16.97413.
19. Chen S. M., Fang Y. K., Yeh W. K., Lee I. C. and Chiang Y. T., "A high current gain Gate-controlled lateral bipolar junction transistor with 90 nm CMOS technology for future RF SoC applications", *Solid-State Electronics*, Vol. 52, No. 8, (2008), 1140-1144, DOI: 10.1016/j.sse.2008.06.003.
20. Wang C., Chen W., Jin X., Liu Y. and Yang S., "Dependence on Base width and doping concentration of current degradation in Gate-controlled lateral pnp bipolar transistors exposed to reactor neutrons and gamma rays", *Energy Procedia*, Vol. 127, (2017), 110-119, 10.1016/j.egypro.2017.08.119.
21. Homayoni F., Hosseini S. E. and Baedi J., "A high gain lateral BJT on thin film silicon substrate", in *IEEE International Conference of Electron Devices and Solid-State Circuits*, (2009), 278-281, DOI: 10.1109/EDSSC.2009.5394267.
22. Wen J., Wei J., Song Q., Wang G., Zhou C., Wang W., "Design and Simulation of Strained Si/SiGe HBT Architecture with Uniaxially-stressed Collector" in *International Symposium on Devices, Circuits and Systems* (2021), 1-4, DOI: 10.1109/ISDCS52006.2021.9397921.
23. Jena M. R., Panda A. K. and Dash G. N., "Cap-layer and charge sheet effect in InP based pnp  $\delta$ -doped heterojunction bipolar transistor", *Microsystem Technologies*, Vol. 27, No. 11, (2021), 4035-4040, DOI: 10.1007/s00542-020-04764-2.

---

**Persian Abstract**

---

**چکیده**

ساختار جدیدی برای ترانزیستور دوقطبی اتصال هترو (HBT) مبتنی بر SiGe با استفاده از شبیه‌ساز Silvaco طراحی و شبیه‌سازی شده است. پایه اضافی در نظر گرفته شده برای این ساختار قابلیت کنترل بهره جریان ترانزیستور را بدست می‌دهد که در نتیجه آن با اعمال ولتاژ به ترمینال گیت، عرض موثر بیس کنترل می‌شود. کاهش عرض بیس منجر به کاهش نرخ بازترکیب حامل‌ها شده و به الکترون‌های پخش شده اجازه می‌دهد شانس بیشتری برای رسیدن به کلکتور داشته باشند. لحاظ کردن پایه اضافی دو رویکرد را در نظر دارد. یکی بهبود بهره جریان ترانزیستور با اعمال ولتاژ ثابت به گیت و دیگری اصلاح ویژگی‌های ترانزیستور بگونه‌ای که بهره جریان بهینه شود. بهره جریان ترانزیستور بدون اعمال ولتاژ گیت حدود ۵۰ است که با در نظر گرفتن تغییرات ولتاژ گیت تا ۷۵۰ برای جریان‌های کلکتور زیاد و ۵۰۰۰۰ برای جریان‌های کلکتور کم، افزایش می‌یابد. علاوه بر این، ساختار HBT کنترل شده با گیت پیشنهادی ما با یک گیت بزرگ روی بیس و کلکتور دارای ولتاژ شکست ۸ ولت و فرکانس قطع حدود ۱۱ گیگاهرتز است. همچنین حداکثر ضریب شایستگی ۱۲۰۰ با استفاده از ساختار پیشنهادی به دست می‌آید.

---